Embedded Memories for Nano-Scale VLSIs Series on Integrated Circuits and Systems

نویسندگان

  • Anantha Chandrakasan
  • Kevin Zhang
  • Hiroyuki Yamauchi
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Ultra-Low Voltage Nano-Scale Memories

In undergoing this life, many people always try to do and get the best. New knowledge, experience, lesson, and everything that can improve the life will be done. However, many people sometimes feel confused to get those things. Feeling the limited of experience and sources to be better is one of the lacks to own. However, there is a very simple thing that can be done. This is what your teacher ...

متن کامل

Low Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)

Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...

متن کامل

Embedded Memory Test Strategies and Repair

The demand of self-testing proportionally increases with memory size in System on Chip (SoC). SoC architecture normally occupies the majority of its area by memories. Due to increase in density of embedded memories, there is a need of self-testing mechanism in SoC design. Therefore, this research study focuses on this problem and introduces a smooth solution for self-testing.  In the proposed m...

متن کامل

System-on-Chip Testability Using LSSD Scan Structures

0740-7475/01/$10.00 © 2001 IEEE May–June 2001 Testing densely packaged very large-scale integration (VLSI) circuits has become challenging. Embedded memories and reusable cores have become common because they reduce the design time to market for complex systems. Scan design is the most commonly practiced approach to enhancing design testability. This approach lets design storage elements be con...

متن کامل

Dual-Band Evanescent-Mode Substrate Integrated Waveguide Band-pass Filter for WLAN Applications

A new multi-layer substrate integrated waveguide (SIW) structure is developed to design dual-band evanescent-mode band-pass filters (BPFs). Two independent series LC circuits are implemented by incorporating metallic irises in the different layers of the structure. The combination of the metallic irises with capacitive-plates is embedded inside the SIW to independently excite two evane...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013